# **MITSUBISHI**



User's Manual

Terminal interface module type AJ71C21(S1)



#### **REVISIONS**

\*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	Revision
Jul., 1989	IB (NA) 66198-A	First edition

#### **INTRODUCTION**

Thank you for choosing the Mitsubishi MELSEC-A Series of General Purpose Programmable Controllers. Please read this manual carefully so that the equipment is used to its optimum. A copy of this manual should be forwarded to the end User.

I. GENERAL DESCRIPTION
2. SYSTEM CONFIGURATION
3. SPECIFICATIONS
1. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION
5. BASIC PROGRAM MODE
S. SEQUENCE PROGRAM MODE
7. TROUBLESHOOTING
APPENDICES


#### **CONTENTS**

1.	GENERAL DESCRIPTION	······1-1 ~ 1-2
1.1	Features ·····	1-2
2.	SYSTEM CONFIGURATION	····· 2-1 ~ 2-11
2.1	Overall Configuration ······	2-1
2.2		
2.3	Example of System Configuration with the A3MCPU	2-5
	2.3.1 BASIC program mode ······	2-5
	2.3.2 Sequence program mode	2-7
	2.3.3 BASIC program mode and Sequence program mode	2-8
2.4		2-9
2.5		2-10
3.	SPECIFICATIONS	······ 3-1 ~ 3-10
3.1	General Specifications ······	3-1
3.2	Performance Specifications	3-2
3.3		
	3.3.1 RS-232C connector specifications ······	3-3
	3.3.2 RS-422 connector specifications ······	
3.4		3-7
3.5	I/O for PC CPU·····	3-8
3.6	Buffer Memory ·····	3-10
4.	SETTINGS AND PROCEDURES REQUIRED FOR OPERATION	
4.1	Settings and Procedures Required for Operation ····································	4-1
4.2	Handling Precautions ······	4-2
4.3	Nomenclature	4-3
	4.3.1 Nomenclature	4-3
	4.3.2 LED display	4-4
4.4	4.3.2 LED display Switch Settings \$\tag{\chi}\$	4-5
	4.4.1 I/F mode setting ····································	4-5
	4.4.2 Program mode and RS-232C/RS-422 terminal settings ·····	
	4.4.3 RS-232C/RS-422 communication mode setting	4-8
4.5	4.4.3 RS-232C/RS-422 communication mode setting	4-9
	4.5.1 Individual station loopback test	4-9
	4.5.2 RAM check	4-11
4.6	A、12.5 F. S. A. D. D. D. C. B.	4-12
	4.6.1 Wiring precautions ······	
	4.6.2 RS-232C connector connections ······	
	4.6.3 RS-422 connections ·····	
4.7		
	4.7.1 Battery replacement (for the AJ71C21-S1 only) ······	4-14

5.	BASIC PROGRAM MODE	
5.1	The BASIC Console  General-Purpose Port  File I/O (for the AJ71C21-S1 only)	5-1
5.2	General-Purpose Port	····· 5-1
5.3	File I/O (for the AJ71C21-S1 only)	····· 5-2
	au museum de l'action de la company de l Su museum de la company de	0.2
6.	SEQUENCE PROGRAM MODE	··· 6-1 ~ 6-28
200 m		
6.1		6-1
	6.1.1 Basics in no protocol mode	6-1
	6.1.2 Buffer memory	6-2
	6.1.3 Program creation precautions 6.1.4 Handshake I/O signals 6.1.5 Error LED display status read 6.1.6 Error LED off	6-4
72 1 - 401 - 1 C - 1	6.1.4 Handshake I/O signals ······	6-4
	6.1.5 Error LED display status read	6-5
	6.1.6 Error LED off	6-6
1	6.1.7 Word/byte specification······	6-7
	6.1.8 Send buffer memory area setting	6-8
	6.1.9 Receive buffer memory area setting	6-9
	6.1.10 Receive end data number (fixed length) setting	6-10
	6.1.11 Receive end code setting	6-11
	6.1.12 Send in no protocol mode (AJ71C21 → computer) ······	
	6.1.13 Receive in no protocol mode (external equipment → AJ71C21)	6-15
6.2	Data Read/Write (Only for the AJ71C21-S1)	6-21
	Data Read/Write (Only for the AJ71C21-S1)  6.2.1 Data read/write  6.2.2 I/O handshake signals  6.2.3 RAM write	6-21
	6.2.2 I/O handshake signals ······	6-22
	6.2.3 RAM write	6-23
	6.2.4 RAM read · · · · · · · · · · · · · · · · · · ·	6-25
	6.2.5 RAM error read and clear ····································	6-27
	6.2.6 Memory data backup	····· 6-27
7.	TROUBLESHOOTING	····7-1 ~ 7-8
7.1	Troubleshooting in BASIC Program Mode	7-1
	7.1.1 Troubleshooting flowchart ·······	7-1
	7.1.1 Troubleshooting flowchart ····································	7-2
7.2		7-3
	7.2.1 Troubleshooting during communication with external equipment i	
	no protocol mode······	7-3
1.	7.2.2 RAM write/read error ······	7-8
AP	PENDICES PROBLEM REPORTED OF RESIDENCE OF PROBLEM OF THE PROBLEM O	PP-1 ~ APP-4
ΑP	PENDIX 1 Comparison in Function between the AJ71C21 and	
7.89	the AJ71C24-S3 (Computer Link Module)	ΔPP₋1
ΔΡ	PENDIX 2 ASCII Code Table	ΔΙΙ-Ι ΔDD 2
	PENDIX 3 Display Control Code List·······	Δ11-2
	PENDIX 4 Dimensions	
'		, ,, , ,

#### 1. GENERAL DESCRIPTION

This manual describes the specifications and handling of the AJ71C21 terminal interface module and the AJ71C21-S1 terminal interface module (hereafter referred to as the AJ71C21). As a modified version of the AJ71C21, the AJ71C21-S1 features an added built-in RAM memory of 320 Kbytes. The AJ71C21 is designed to be connected to RS-232C or RS-422 device. It can be used in one of two modes: the BASIC program mode which matches the A3MCPU BASIC functions and the sequence program mode in which it is compatible with the PC CPU.



The term "PC CPU" refers to the following types of PC CPUs. The term "A6GPP" refers to the A6GPP/A6HGP/A6PHP.

A0J2CPU(P23/R23) A1NCPU(P21/R21) A2NCPU(P21/R21) A3NCPU(P21/R21)	A1(E)CPU(P21/R21) A2(E)CPU(P21/R21) A3(E)CPU(P21/R21)	
A3MCPU(P21/R21)	A3HCPU(P21/R21)	



#### 1.1 Features

The AJ71C21 has the following advantages when used in the BASIC program mode and the sequence program mode.

- (1) In the BASIC program mode
  The AJ71C21 is used to perform the BASIC functions of the A3MCPU.
  - I/F for connection with BASIC console
     This interface offers the capability of BASIC program development and data I/O through the connected GPP/VT220.
  - 2) Ports are provided for RS-232C and RS-422. As a general-purpose port, the AJ71C21 can be connected with the RS-232C or RS-422.
  - 3) Since the built-in RAM can be used as a file memory, the AJ71C21-S1 lends itself to file management based on the BASIC.
- (2) In the sequence program mode This mode meets the requirements of the conventional PC CPU.
  - 1) When in the no protocol mode (as with the AJ71C24-S3 computer link module), communication can be established with external equipment.
  - 2) The built-in RAM contained in the AJ71C21-S1 can be used as a large-capacity memory for storing data.

#### 2. SYSTEM CONFIGURATION

This chapter describes system configurations which may be combined with the AJ71C21.

#### 2.1 Overall Configuration

Fig. 2.1 and Fig. 2.2 shows the overall configuration of A series system which is loaded with the AJ71C21.

39 30 1 920 0 00 00 1 1 1 1 2 2 2 2 (1) Building block type CPU




Fig. 2.1 Overall Configuration of Building Block Type CPU



#### coli(2): Compact type (CPÚ) to duces (C)




Fig. 2.2 Overall Configuration of Compact Type CPU

TH consideration with the actual of the second

#### (3) Peripheral equipment configuration




Fig. 2.3 Peripheral Equipment Configuration

#### **POINT**

The GPP/HGP/PHP consoles and the general-purpose I/O console (VT-220) are selected with the DIP switch. For details, refer to Section 4.4.1.



#### 2.2 Application Systems

The CPU applicable to the AJ71C21 varies with the application. Table 2.1 lists the applicable CPUs and describes restrictions on their use.

#### (1) Applicable system

Mode	BASIC Program Mode	Sequence Program Mode
Applicable CPU	АЗМСРИ	A0J2CPU A1NCPU A1(E)CPU A2NCPU A2(E)CPU A3NCPU A3(E)CPU A3MCPU A3HCPU
MELSECNET data link system (1) CPU applic- able to mas- ter station	A3MCPUP21/R21	A1NCPUP21/R21 A1(E)CPUP21/R21 A2NCPUP21/R21 A2(E)CPUP21/R21 A3NCPUP21/R21 A3(E)CPUP21/R21 A3MCPUP21/R21
(2) CPU applicable to local station	A3MCPUP21/R21	A0J2CPUP23/23 A1NCPUP21/R21 A1(E)CPUP21/R21 A2NCPUP21/R21 A2(E)CPUP21/R21 A3MCPUP21/R21 A3(E)CPUP21/R21 A3HCPUP21/R21
Restrictions on Use (1) Number of interfaces used	Up to 2 interfaces can be used for each PC CPU.*1	Any number of interfaces can be used.
(2) Loading slot	Interfaces can be loaded into any de- sired slot in the main base unit and extension base unit	Interfaces cannot be loaded into the last slot in the 7th extension stage of the A3CPU.

Table 2.1 Applicable System

- \*1 When the AJ71C21 is used with the following modules, up to 2 interfaces, including the one used, can be used in each.
  - AJ71C24(S3) computer link module
  - AD51(S3) intelligent communication module
  - AJ71C22 multidrop link system module
  - AJ71C23 master controller high-speed link module
- \*2 The AJ71C21 cannot be loaded on the remote I/O station.
- (2) The use of single AJ71C21 in both the BASIC and sequence modes is not allowed.
- (3) The AJ71C21 I/F port is not intended for multidrop. Use the interface in format 1:1.

## 2.3 Example of System Configuration with the A3MCPU

#### 2.3.1 BASIC program mode

		Switch	Setting
Method of Use	System Configuration	Mode selection	Program mode setting terminal
A6GPP used as BASIC console	BASIC program mode  Examples of switch setting  BASIC console  BASIC console  RS-422  A6GPP  General-purpose port  RS-232C  VT220  Printer, computer, etc.		1 ON 1 2 3 4 5 6 7 8 5
RS-232C/RS-422 used as a general- purpose port	BASIC program mode  Examples of switch setting  BASIC console  RS-232C  VT220  RS-422  printer  Printer, etc.  BASIC console  RS-232C  VT220  RS-422  printer		1

For details on switch setting, refer to Section 4.4.

į



		Switch	Setting
Method of Use	System Configuration		Program mode setting terminal
File access from the A6GPP	A3MCPU AJ71 C21-S1  SW. GHP-MBASC A6GPP Applicable to the AJ71C21-S1 only		3
File access from BASIC	A3MCPU AJ71 C21-S1  BASIC File	Modes 0, 1, and 2 can be set.	1 ON 1 2 3 4 5 6 6 7 7 8




#### 2.3.2 Sequence program mode

		Switch	Setting
Method of Use	System Configuration		Program mode setting terminal
Communication via RS-232C/RS-422 without protocol	A3MCPU AJ71C21  RS-422 equipment computer  RS-232C equipment computer		1 ON 2 ON 3 4 O O O O O O O O O O O O O O O O O O
Data write to and read from the memory	A3MCPU AJ71 C21-S1  Sequence program mode  A3MCPU AJ71 C21-S1  Sequence program mode		3
Memory backup	Sequence program mode  A3MCPU AJ71 C21-S1  SWCGHP-MBASC  A6GPP  Applicable to the AJ71C21-S1 only		1 ON 2 3 3 4 5 6 7 8 8



#### 2.3.3 BASIC program mode and Sequence program mode



#### 2.4 Example of System Configuration with PC CPU

		Switch Setting	
Method of Use	System Configuration	Mode selection	Program mode setting terminal
Communication via RS-232C/RS-422 without protocol	PC CPU AJ71C21  RS-422  equipment computer computer		1 ON 1 2 3 4 5 6 7 8 5
Data write to and read from the memory	A3MCPU AJ71 C21-S1  Sequence program mode  A3MCPU AJ71 C21-S1  Applicable to the AJ71C21-S1 only		1 ON 1 2 3 4 5 6 6 7 7 8 5 6
Memory backup	Sequence program mode  PC CPU AJ71 C21-S1  SW:::GHP-MBASC  A6GPP  Applicable to the AJ71C21-S1 only		1 ON 2 3 4 5 6 7 8

2



#### 2.5 Components

For details on the components, refer to their individual User's Manual.

1				Applicabl	e System
Component	Туре		Remarks	Basic program mode	Sequence program mode
AJ71C21	AJ71C21	Main module		9.7	C
terminal interface module	AJ71C21- S1	Main modulh, RAN	M320K (Battery back-up)		(**
Battery	A6BAT	For ICRAM (for A.	J71C21-S1)	:11	1
		This GPP consists	of the following.		
Intelligent	A6GPPE-	Type A6GPPE	Remarks  • Programming equipment with CRT • Provided with ROM writer function, FDD function, and printer interface function		
GPP	SET		System FD for the A series System FD for the K series FD for user program storage (3.5"; formatted) Cable connecting the AJ71C21 module with the A6GPP, 3m (11.8inch)	1.	4 <u>.</u> 4
		This GPP consists			
Handy	A6HGPE- SET	Type A6HGPE	Remarks  • Programming equipment with LCD • Provided with ROM writer function, FDD function, and printer interface function		(7)
graphic programmer		SW -HGPAEE/EG SW -HGPKEE/EG SW -GPPU AC30R4	System FD for the A series System FD for the K series FD for user program storage (3.5"; formatted) Cable connecting the AJ71C21 module with the		
		<u> </u>	A6GPP, 3m (11.8inch)		
		This GPP consists	Remarks		
Plasma handy	A6PHPE- SET	A6PHPE	Programming equipment with plasma display     Provided with ROM writer function, FDD function, and printer interface function		
graphic programmer			System FD for the A series System FD for the K series	( )	
		SW -GPPU	FD for user program storage (3.5"; formatted)		
		AC30R4	Cable connecting the AJ71C21 module with the A6GPP, 3m (11.8inch)		
Software package for system startup	SW:::GHP- MBASC		for system startup required for use of the an AJ71C21 I/O console	F 3	::
User FD	SW0- GPPU	FD for storing user program (formatted)		. :	: .
Composite video cable	AC10MD	Connecting cable f	or monitoring GPP screen data, 1m (3.94inch)	£.;	:[.
General- purpose I/O console	VT-220 VT-100	Consoles complyin VT-220 or equivalent	ng with the display control code for the DEC ent can be used.		

Table 2.2 lists the components required for use with the AJ71C21



	A		Applicabl	Applicable System	
Component	Туре	Remarks	Basic program mode	Sequence program mode	
Printer	K6PRE K7PRE	For program list and data	0	0	
Cable for RS-422	AC30R4	Cable connecting the AJ71C21 module with the A6GPP, 3m (11.8inch)	0	0	
Cable for RS-232C	AC30R2	Cable required when the AJ71C21 and printer (K6PRE, K7PRE) and the DEC VT-220 are used as consoles, 3m (11.8inch).	0	0	

#### REMARKS

For the specifications of the general-purpose CRT connected to the A6GPP, refer to the A6GPP User's Manual.



#### 3. SPECIFICATIONS

#### 3.1 General Specifications

ltem		Specifications				
Operating ambient temperature	0 to 55°C					
Storage ambient temperature		:	20 to 75°C			
Operating ambient humidity		10 to 90%R	H, no condens	ation		
Storage ambient humidity	10 to 90%RH, no condensation					
		Frequency	Acceleration	Amplitude	Sweep Count	
Vibration resistance	Conforms to *JIS C 0911	10 to 55Hz		0.075mm (0.003inch)	10 times	
:		55 to 150Hz	1g		*(1 octave/minute)	
Shock resistance	Conforms	to JIS C 0912	(10g × 3 time	es in 3 direction	ons)	
Noise durability	By noise simulator 1500Vp	p noise voltage	, 1 µ s noise wid	dth and 25 to 60	Hz noise frequency	
Dielectric withstand voltage	500V AC for 1 minute across batch of DC external terminals and ground					
Insulation resistance	$50 M\Omega$ or more with 500V DC insulation resistance tester at the same location as dielectric strength.					
Operating ambience	No corrosive gases or dust.					
Cooling method	Self-cooling					

Table 3.1 General Specifications

#### REMARKS

- (1) One octave marked \* indicates a change from the initial frequency to double or half frequency. For example, any of the changes from 10Hz to 20Hz, from 20Hz to 40Hz, from 40Hz to 20Hz, and 20Hz to 10Hz are referred to as one octave.
- (2) The noise durability and dielectric withstand voltage indicated above are as measured without the RC-232C or RS-422 interface.
- \*JIS: Japanese Industrial Standard

## 3.2 Performance Specifications

The AJ71C21 performance specifications are indicated in Table 3.2.

ltem			-	Specif	ications
	item			AJ71C21	AJ71C21-S1
Interfa	RS-422 I/F			EIA. I	RS-422
Interra	те		RS-232C I/F	EIA. F	S-232C
	Built-	in F	RAM	Not provided	Provided
	BASIC		Unformatted		320 KB
Storage	progra	m	Formatted	<del>-</del>	307 KB
capacity	mode		Number of files		256
	Sequence progrom mode				320 KB
	Battery	ba	ckup	Not provided	Provided
Ва	ittery spe	ecif	ications	-	Lithium battery for built-in battery backup (A6BAT) Cumulative power failure compensa- tion period, 29 days Battery life, 5 years
Numbe	Number of I/O occupied points				32
Intern	Internal current consumption			5V DC 0.8A	5V DC 0.9A
	Weight kg (lb)			0.4 (0.88) 0.5 (1.1)	
Externa	al dimen	sio	ns mm (inch)	250(9.84)×37.5	5(1.48)×120(4.72)

Table 3.2 Performance Specifications



#### 3.3 Specifications

This section describes the AJ71C21's built-in RS-232C and RS-232C.

#### 3.3.1 RS-232C connector specifications

ltem	Specifications				
Connected equipment		Computer, personal computer, printer, modem, etc., designed for connection with the RS-232C interface			
Transmission system	Full dup RS-232C	Full duplex communication system conforming to the EIA. RS-232C			
Transmission speed (BPS)	Able to	select 600, 1200, 2400, 48	00, 9600,	and 19200	
Synchronous system	Asynchro	onous system			
	9600	d rate setting (able to sele , and 19200 BPS) y bit setting— With par Without			
USART mode selection	1 1	bit setting — Stop bit		oud parity	
Sercetion	Char	acter data bit setting —	Data 7 bi Data 8 bi	ts ts	
,	Com setti	munication control —	Xon/Xoff C Control v	ontrol ia DTR terminal	
Connector spe	cifications	<u> </u>			
	Pin Number	Name	Signal Abbrevi- ation	Signal Direction AJ71C24↔ Computer	
1 0 14	1	Frame ground	FG	<del></del>	
2	2	Send data	SD (TXD)		
5 0 17 0 18	3	Receive data	RD (RXD)		
7	4	Requenst to sent	RS (RTS)		
10 0 22	5	Clear to send	CS (CTS)	4	
11 0 24 12 0 25 13 0 25	6	Data set ready	DSR (DR)		
	7	Signal ground	SG		
	20	Data terminal ready	DTR (ER)	-	

Table 3.3 RS-232C Interface Specifications



(1) Signals are described below.

FG: Frame ground. Connect the cable screening to pin 1 of the AJ71C21. When FG terminals are provided on both the computer and the AJ71C21, connect the screening to either of the FG terminals.

If the screening is connected to both FG terminals, data

If the screening is connected to both FG terminals, data may not be properly transmitted due to noise or other factors.

RS: Turns on when the AJ71C21 hardware is ready. Remains on during data transmission.

CS: Data is not transmitted from the AJ71C21 when this signal turns off.

Therefore, CS should always be on.

DSR: Data is not transmitted from the AJ71C21 when this signal turns off. Send the signal from the computer so that DSR always is on.

DTR: Turns on when the AJ71C21 is ready to receive data.

(2) ON/OFF definitions are as follows:

ON : 5V to 15V DC OFF : -5V to -15V DC

(3) Connector for interface

Use a mating connector that matches the RS-232C/RS-422 connector of the following type.

25-Pin D-sub (female) screw fixing type

#### POINT


In some external equipment (such as a printer), the FG pin is connected to the SG pin. When connection such equipment, do not connect pin 1 of the AJ71C21 RS-232C connector.



#### (4) DTR, XoN/XOFF control

The data storage area of the AJ71C21 has a 304 byte capacity. It is used to turn on and off the DTR signal or send XON or XOFF.

	DTR signal	Xon/Xoff
• Vacant storage area	···OFF	X <sub>OFF</sub> transmission
has 48 bytes capacity		
or less.		
• Vacant storage area	···ON	X <sub>on</sub> transmission
has 49 bytes capacity		
or more.		



AJIZAÇÇE Ertesmeriy



#### 3.3.2 RS-422 connector specifications leading and and selections




Table 3.4 RS-422 Interface Specifications



#### 3.4 Function List

As placed by the AJ71C21.

Mode Function		Assistant Description	/\) e-s.g.is	I/F N Set	Refer		
		RA dynami VA iâi seem	្រា ខ <b>ែកម្</b> តែ	Online	Offline	to:	
1000 1000 1000 1000 1000	Console for	Used as a console for the A3MCPU's BASIC functions	RS-422	A6GPP (SW[]GHP-MBASC)	0	regill segistil	Section 5.1
BASIC	on obours in AURICAL.	RS-232C	VT-220	90	rafore WY	6-X	
mode	*2	The built-in file can be used as an extension file memory. This means that file management in-	nno <b>d ser</b> i (AD) Lalijye sbora	NA3Mi asas ao zata cullifo edi ul fio elisa	0 %	DYCLA is vesos	Section-
orogram	Program File I/O	cluding the BASIC-based SAVE, LOAD, and other functions can be accomplished.		A6GPP International Control of the C		-94 5m@	<b>5.3</b>
BASIC p		In response to the BASIC instruction, data can be input and output via the general-purpose port connected to the AJ71C21 RS-232C or RS-422.	S-38 edi grow RS-422 Escrib svintes	A6GPPA sch	0 34 0 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	9-639 9089 8160-1 9-75	Section
1	purpose port			WT220 HIDT Wild a printer computer			5.2
E	No protocol	Communication with the PC CPU and external equipment (general-	mans d CRSS CRS-422 d	GH de	0	MERCH Professor	Section 6.1
communica-		purpose computer, printer, etc.) is done without protocol. *1	RS-232C	computer, printer, etc.	fluit fait	Pist-sim Jandi a viso	0.1
protocol communication  become becommunication  Data read/write		The built-in RAM can be used as a large-capacity memory. The PC		Controller	Ovee Ovee	-23 Lova	V.Z.
		CPU writes data to and reads data to and from this memory space.	dt desi desi state deseact	CPU A6GPP GHP-MBASC)	133 - 100 or 1 224 op	- 3.5 V 0	Section 6.2

#### Table 3.5, AJ71C21 Function List

- \*1 The RS-232C and RS-422 are capable of receiving data simultaneously.

  However, processing through the RS-422 may be delayed if data communication is continuously and simultaneously performed through the RS-232C and RS-422 at a baud rate of 19200 bps.
  - \*2 This function is effective only in the case of the AJ71C21-S1 (with a built-in 320K byte RAM).

For details on the I/F mode refer to Section 4.4.1. Grants of the control of the

Futus on when an AUTOSI batter, arms outure Futus off when famely college is normal

The signals marked with "O" can be used by users. On the other hand, signals

anchi casung en especial dependad deta la birbog varigen pa and reas inchi

Peros off when "G" is written at 5FOP in the buffer memory.

changio recont ha tell 3.5 sidsT

The second secon

Y (Wê to Yuh) corresponding to Hub to Huh may be used us Internal relevan

starked with "X" centrul be uppd by users as they are deed by the attention



#### 3.5. I/O for PC CPU

I/O signals for the PC CPU of the AJ71C21 are as indicated below. The number (n) suffixed to X or Y varies with the installation position of this module.

(1) Input signals (AJ71C21→PC CPU)
Input signals number 16: X<sub>n</sub>0 through X<sub>n</sub>F.

Input Signal		Signal Designation	Description		BASIC Program Mode	Sequence Program Mode
X <sub>n</sub> 0		Watch dog timer error	Tu	Turns on when watch dog timer error occurs in AJ71C21.		:
X <sub>n</sub> 1		AJ71C21 ready signal		rns on when the AJ71C21 has become ready after power is switched on. Irns off in the offline mode with I/F mode selector switch.	1,1	
X₁2	ol	RS-232C send end	lo	Turns on when data has been sent from the AJ71C21 to the RS-232C equipment. Turns off when the request to send signal, $Y_{n+1}2$ , turns off.		
X <sub>n</sub> 3	No protocol	RS-232C receive data read request	No protocol	Turns on when data from the RS-232C equipment has been received by the AJ71C21. Turns off when the receive data read end signal, $Y_{n-1}3$ , is turned off.	×	
Х₁4		RS-232C receive data clear end		Turns on when the receive data from the RS-232C equipment has been cleared. Turns off when the receive data clear request signal, $Y_{n+1}4$ , turns off.		
X <sub>n</sub> 5	S	RS-232C end buffer full		rns on when the RS-232C transmission buffer is not vacant.		
Xn6	RS-232C receive buffer full Subsequent data from the receive buffer is discarded. Turns off when the receive buffer is not full.		×	U.		
X₁7		RS-422 send end		Turns on when data has been sent from the AJ71C21 to the RS-422 interface. Turns off when the request-to-send signal, $Y_{n+1}7$ , turns off.		
X₁8	protocol			Turns on when the data from the AJ71C21 has been received. Turns off when the received data read end signal, Yn+18, turns on.	×	<u>.</u>
X <sub>n</sub> 9	No p			RS-422 receive data of Turns on when the received data from the RS-422 equipment has been cleared.		
ΧnΑ	S	RS-422 end buffer full		rns on when the RS-422 transmission buffer is not vacant. rns off when the transmission buffer is vacant.		
X₁B	RS-422 receive buffer full			rns on when the RS-422 is full and subsequent data from the receive ffer is discarded. Turns off when the receive buffer is not full.	×	44. <sup>1</sup>
X∩C				rns on when data has been written in RAM. rns off when the RAM write request signal, Yn+1C, is turned off.		
X₁D	RAM read end		Turns on when data has been read from RAM. Turns off when the RAM read request signal, Yn+1D, turns off.		×	: )
ΧnΕ		RAM error  Turns on when an error occurs while data is being written to and read from the RAM.  Turns off when "0" is written at 5FCH in the buffer memory.				
X₀F		Battery error		rns on when an AJ71C21 battery error occurs. rns off when battery voltage is normal.	• )	

The signals marked with " $\bigcirc$ " can be used by users. On the other hand, signals marked with " $\times$ " cannot be used by users as they are used by the system.

Table 3.6 List of Input Signals

#### POINT

 $Y(Y_n0$  to  $Y_nF)$  corresponding to  $X_n0$  to  $X_nF$  may be used as internal relays.



# (2) Output signal (PC CPU $\rightarrow$ AJ71C21) Output signals number 16: $Y_{(n+1)}O$ to $Y_{(n+1)}F$ .

Output Signal			Description	BASIC Program Mode	Sequence Program Mode
Yn+10			Not used	×	×
Y <sub>n+1</sub> 1			Not used		^
Yn ±12	_	RS-232C send request	When turned on by the sequence program, the data stored in the AJ71C21 buffer memory is sent to the RS-232C.		
Yn+13	protocol	RS-232C receive data read end	Turns on when the receive data arriving from the RS-232C and stored in the AJ71C21 has been read.	×	O
Yn+14	No	RS-232C receive data clear request	When turned on by the sequence program, clears the		
Yn+15			Not used	×	×
Yn+16			Not used	^	^
Yn +17		RS-422 send request	When turned on by the sequence program, the data stored in the AJ71C21 buffer memory is sent to the RS-422.		
Yn+18	protocol	RS-422 receive data read end	Turns on when the data arriving from the RS-422 and stored in the buffer memory has been read by the PC CPU.	×	0
Yn+19	No	RS-422 receive data clear request	When turned on by the sequence program, the receive data from the RS-422 is cleared.		
Yn∸1A			Not used	×	×
Yn+1B			Not used	^	^
Y <sub>n+1</sub> C		RAM write request	When turned on by the sequence program, the data stored in the buffer memory is written to the AJ71C21 RAM memory.	×	٥
Y <sub>n+1</sub> D		RAM read request	When turned on by the sequence program, the data stored in the AJ71C21 RAM memory is read into the buffer memory.		**
Yn+1E Yn+1F			Not used	×	×

Table 3.7 List of Output Signals


#### IMPORTANT

The signals marked with " $\times$ " cannot be used by users as they are used by the system. If an attempt is made to use these signals in the sequence program (ON/OFF), the performance of the AJ71C21 cannot be guaranteed.

#### 3.6 Buffer Memory

The AJ71C21 has a buffer memory (not battery backed) for communication of data with the PC CPU. The assignment of this buffer memory is described below.

The buffer memory assignment is as follows for the BASIC program mode and sequence program mode. The user cannot use the memory in the BASIC program mode, only in the sequence program mode.




## 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION / MELSEC-



#### 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION

#### 4.1 Settings and Procedures Required for Operation

This section describes the settings and procedures required for starting up the system employing the AJ71C21 are described below.





#### 4.2 Handling Precautions

This section describes the precautions to be taken when handling the AJ71C21.

- (1) Use care not to let the AJ71C21 plastic casing and its terminal block fall. Do not subject them to undue impact.
- (2) Do not attempt to remove the printed circuit board from the casing or a malfunction will result.
- (3) Do not allow foreign matter, such as wire offcuts, to enter the module. If any are present, remove them from inside the module.
- (4) Tighten the module mounting screw as indicated below (not required in normal use).

Screw	Tightening torque range kg·cm (lb·inch)		
Module mounting screw (usually unnecessary) (M4)	8 (6.93) to 12 (10.4)		

(5) When loading the module on the base, hook it to the base securely. To remove the module, completely unhook it before pulling it forward.


# 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION MELSEC-



#### 4.3 Nomenclature

The names of the AJ71C21 components and details of the LED display are given below.

#### 4.3.1 Nomenclature



No.	Component Name	Description	Refer to
Û	Display LED	Used to display the operation status, conditions during link communication, error definitions, memory status, and other data.	Refer to Section 4.3.2
( <u>2</u> )	I/F mode setting switch	Used to select a desired I/F mode Set to "0" prior to shipment.	Refer to Section 4.4.1
(3)	RS-232C communication mode setting switch	Used to set the RS-232C communication specifications.	Refer to Section 4.4.3
(4)	RS-422 communication setting switch	Used to set the RS-422 communication specifications.	Refer to Section 4.4.4
(5)	RS-232C connector	For connection with external equipment.	Refer to Sec- tion 4.6.2
(6)	RS-422 connector	For connection with external equipment.	Refer to Sec- tion 4.6.3
(7)	I/F terminal setting switch	Used to set the program mode and RS-232C/RS-422 terminal.	Refer to Section 4.4.2

# 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION MELSEC-



#### 4.3.2 LED display

This section describes the LED designations and the meaning of LED display.

RUN 2-SD 2-RD		BAT. ERR. CPU R/W BASIC
4-SD 4-RD	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-
ONLINE F FMT F OPN F ACS 2-TERM 4-TERM		2-C/N 2-P/S 2-SIO 4-C/N 4-P/S 4-SIO
-SBUSY -RBUSY		4-SBUSY 4-RBUSY

LED	Massing of LED Display	LED ON	LED OFF	Initial State of	Mode in Use	
LED	Meaning of LED Display	LED ON	LED OFF	LED	BASIC	Sequence
RUN	Normal run display	Normal	Error	ON	·**:	: .
2-SD	RS-232C send status	Flickers during	data sending.	OFF		
2-RD	RS-232C receive status	Flickers during	data receiving.	OFF	:	:
4-SD	RS-422 send status	Flickers during	data sending.	OFF		
4-RD	RS-422 receive status	Flickers during	data receiving.	OFF	:	1
ON LINE	Online/offline status	Online	Offline	OFF		1:
F FMT	Memory format status	Lights when form	atting is complete.	OFF	1:	×
F OPN	Memory open status	File open	File close	OFF		×
F ACS	File access status	During file access	File not accessed	OFF	.,:	×
2-TERM	RS-232C connector	VT220/printer connected	GPP connected	OFF	: .	×
4-TERM	RS-422 connector	VT220/printer connected	GPP connected	OFF	.1:	×
2-SBUSY	RS-232C send buffer status	Buffer is not vacant.	Buffer is vacant.	OFF	:	
*2-RBUSY	RS-232C receive buffer status	Buffer is full.	Buffer is not full.	OFF		
BAT.ERR.	Battery status	Error	Normal	OFF	:	
CPU R/W	Communication with PC		munication with PC e is no communication)	ON	:	:
BASIC	Program mode setting	BASIC program mode	Sequence program mode	OFF	;	:
*2-C/N	Results of communication between RS-232C and PC CPU	Access error	Normal	OFF		1,1
*2-P/S	RS-232C parity status	Parity error	Normal	OFF	* :	
*2-SIO	RS-232C SIO status	Overrun, framing error	Normal	OFF	:	:
*4-C/N	Results of communication between RS-422 and PC CPU	Access error	Normal	OFF		
*4-P/S	RS-422 parity status	Parity error	Normal	OFF		
*4-SIO	RS-422 SIO status	Overrun, framing error	Normal	OFF	:	
4-SBUSY	RS-422 send buffer status	Buffer is not vacant.	Buffer is vacant.	OFF	. :	
*4-RBUSY	RS-422 receive buffer status	Buffer is full.	Buffer is not full.	OFF		

The LEDs marked with \* remain lit after normal condition have been restored.

Table 4.1 LED Display

## 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION,



#### 4.4 Switch Settings

This section describes how to set the communication specifications and relevant switches.

When the setting has been changed, change the PC CPU power switch position from OFF to ON or reset the PC CPU. For examples of switch settings, refer to Sections 2.3 and 2.4.

#### 4.4.1. I/F mode setting

	Mode Setting Switch Number	Setting			
Mode Setting Switch		BASI	BASIC program mode Sequence program mode		Remarks
			RS-422 console		Set to mode "0" prior to
i	0	Online	RS-232C general- purpose port	Online	shipment.
	1	Online	RS-422 general- purpose port	Not used	
			RS-232C console		
	2	Online	RS-422 general- purpose port	Not used	
	2	Offinite	RS-232C general- purpose port	Notused	
	3	Offline File access with GPP		Memory backup by offline GPP	GPP allows connection with the RS-422 only. Upon connection with the GPP, the communication specifications are switched to automatic setting mode.     The RS-232C can be used as a general-purpose port (provided that the mode has been changed from online to offline).
	4 to 7		Not used		
	8		For line test		RS-422/RS-232C com- munication check
	9		For RAM check	Used for the AJ71C21-S1 only	
	А		For delivery inspect	ion	
	B to F		Not used		

Table 4.2 I/F Mode Setting

- (1) It is not necessary to change the PC CPU power switch position from OFF to ON or reset the CPU for mode change purposes under either of the following conditions.

  Online mode (0,1,2)→Offline mode (3)

  Online mode (0,1,2)→Offline mode (3)→Online mode (0,1,2)

  (The mode becomes online when the original switch number is selected. The mode remains offline when the Switch number other than the original one is selected.)
- (2) When the system has been started up in the offline mode (3), the mode connot be changed to online, first change the mode swich position to online (0,1, or 2) and then reset the CPU.

## 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION MELSEC-



#### 4.4.2 Program mode and RS-232C/RS-422 terminal settings

Appearance of Setting Switch		Setting Switch	Setting	Setting Switch Position					Necessity of Switch Setting	
				OFF		ON		Remarks	BASIC program mode	Sequence program mode
1 2		No. 1	Program mode setting	Sequenc program n			BASIC ram mode		U	
		No. 2	Type connected	VT-220	Not	used	Not used	Valid in the		
		No. 3	RS-232C terminal setting	OFF OF			ON ON	BASIC prog- ram mode only	ij.	
3		No. 4	Type connected	VT-220	Not	used	GPP		Û	
5 6 7 8		No. 5	RS-422 terminal setting	OFF	0	FF	ON			
				OFF	С	N	ON			
		No. 6								
		No. 7	Not used							
		No. 8		 						

Table 4.3 Program Mode and Terminal Settings

- (1) When the GPP is connected to the RS-422 port, it is not necessary to set the communication specifications since the GPP specifications are automatically set.
- (2) Have the RS-232C/RS-422 converter on hand when connecting the VT-220 to the RS-422 port.

# 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION



#### 4.4.3 RS-232C/RS-422 communication mode setting

Appearance	Setting				:	Settin	g Swi	itch Position				sity of Setting		
of Setting Switch	Switch	S	etting		OI	F			ON		Remarks	BASIC program mode	Sequence program mode	
	SW1		32C data setting		7 b	oits			8	bits				
	SW2		Baud rate	Not used	600	1200	2400	4800	9600	19200	Not used			
	SW3		S-232C smission	OFF OFF	ON OFF	OFF	ON ON	OFF	ON OFF	OFF	ON ON			
[→ ON]	SW4		d setting	OFF	OFF	OFF	OFF	ON	ON	ON	ON			
SW1 SW2 SW3 SW3	SW5	ł .	S-232C ty check		N	0			```	es/				
SW4 SW5 SW6 SW7 SW8	SW6	SW6 RS-232C parity setting			Oc	ld		Even			Valid only when par- ity check on is selected	٥	0	
	SW7		32C stop setting	1 bit			2 bits							
	SW8	tion	munica- control etting	XON/XOFF				DTR t	ermina	al				
	SW9		l22 data setting	7 bits			8 bits							
	SW10		Baud rate	Not used	600	1200	2400	4800	9600	19200	Not used			
	SW11		S-422	OFF	ON	OFF	ON	OFF	ON	OFF	ON			
SW9 → ON	SW12		smission d setting	OFF	OFF	OFF	ON OFF	OFF	OFF	ON	ON			
SW10 SW11 SW12 SW12	SW13		22 parity heck		No	0		Yes						
SW12 SW13 SW14 SW15 SW16	SW14	RS-422 parity setting		Odd			Even v		Valid only when par- ity check is selected	0	0			
	SW15		22 stop setting		1 t	oit			2	bits				
	SW16	tion	munica- control etting		XON/>	KOFF		Į	OTR to	ermina	al			

Table 4.4 RS-232C/RS-422 Communication Mode Setting

#### POINT

During the XON/XOFF control, do not include the XON (11H)/ XOFF (13H) code in the data since it is considered a control code and processed as such.

When this code is in need as data, use the DTR control.

# 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION.



#### 4.5 Test Mode

This section describes the AJ71C21 individual station communication check and RAM check.

#### 4.5.1 Individual station loopback test

The term "individual station loopback test" is the function that tests whether the single AJ71C21 functions normally without any external equipment. This function can be performed when the I/F mode setting switch is set to "8".

The procedures for the single station loopback test are described below.

(1) Cable connections
Connect the cable to the RS-232C/RS-422 connector as indicated below.

RS-232C Cable Connections			RS-4	122 Cable	Connection	
AJ7	1C21		AJ7	1C21	Cable connections	
Signal	Pin number	Cable connections	Signal	Pin number		
FG	1		SDA	3		
SD	2	<del></del>	SDB	16		
RD	3	<b></b>	RDA	2		
RS	4	<del></del> -	RDB	15		
CS	5	<b>-</b>	CSA	4	<del>-</del>	
SDR	6	<b></b>	CSB	17	<b>├</b>	
SG	7		RSA	5	<del></del>	
DTR	20	<u> </u>	RSB	18	<b></b>	
			SGB	21	<del></del>	
			SGA	7,8,20	<b>—</b>	

Fig. 4.1 RS-232C/RS-422 Cable Connections

- (2) I/F mode setting switch setting Set the mode setting switch to "8" for the line test (for details, refer to Section 4.4.1).
- (3) Single station loopback test
  - 1) Setting the PC CPU power switch to the ON position or resetting the CPU turns on the AJ71C21 ready signal, starting an automatic check.
  - 2) Order of Check In check proceeds from the RS-232C to the RS-422. This procedure is repeated. (The AJ71C21 automatically executes this check.)
  - 3) Check the LED display on the AJ71C21 front panel. Normal: The test is finished.
    - Error: Conduct the test again after removing the cause of the error.
  - 4) Step Required on Completion of the Test Switch off the power, disconnect the cable, and change the mode setting switch position.

#### REMARKS

4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION

The individual station loopback test can be made when two or more modules are mounted.

The check items for individual station loopback test and the LED display indicating normal or error status are as shown in Table 4.5.

items	Check	Normal Operation LED		Error Indicator LED		Remarks
	The data sent from the AJ71C21 RS-232C connector is received by the RS-232C connector. If the data	2-SIO	OFF			RS-232C
RS-232C communication check	matches, it is then changed by the AJ71C21 and sent. This procedure is repeated. If the data does not	2-SD	Flickers	2-SIO	ON	RS-422
	match, an error is indicated. Error indication also appears when the cable is disconnected.	2-RD	1 1100013			AJ71C21
	The data sent from the AJ71C21 RS-422 connector is received by the RS-422 connector. If the data match-		OFF			RS-232C
RS-422 communication check	es, it is changed by the AJ71C21 and sent. This procedure is repeated. If the data does not match, an error is	4-SD	Flickers	4-SIO	ON	
	indicated. Error indication also appears when the cable is disconnected.	4-RD	riickers			AJ71C21

<sup>\*</sup>The test is not interrupted when an error is indicated during any check.

Table 4.5 Individual Station Loopback Test


# 4. SETTINGS AND PROCEDURES REQUIRED FOR OPERATION MELSEC-



#### 4.5.2 RAM check

The RAM check is the function that checks for faults in the AJ71C21-S1 RAM. This function can be performed when the I/F mode setting switch is set to "9".

Data is written in all areas ranging from the head to the final RAM area in 1-byte steps and read. The RAM is checked by verifying the data. (This procedure takes approximately 3 minutes.)



#### POINT

- (1) Prior to using the AJ71C21-S1 for the first time, check and initialize the RAM.
- (2) Checking the RAM will clear all the data stored in it.

task politoruš erit si đendi. MAR erit



#### 4.6 Wiring Connections

#### 4.6.1 Wiring precautions AJZMZT-St. <mark>RAM. This function can be performed</mark>

To obtain optimum performance and make the AJ71C21 a highly reliable system, noise-resistant external wiring is indispensable. Take the following precautions when connecting external wiring end gold have no bestoods at Moof the AU71021. Equita edge in the ear deta. (This propedure takes approximately 3 militarious) -

- (1) Keep data carrying cables at least 100mm away from main circuit wiring, high voltage cables, and load carrying wires leading from equipment other than the PC. Do not bundle the data carrying cable with other cables. If the above precautions are not taken, the AJ71C21 will be subject to adverse effects induced by noise or surge induction.
- (2) Ground shielded wires or cable shields at one point only.

#### 4.6.2 RS-232C connector connections

diverser details.

di dike dala silanda ik

Typical examples of RS-232C connections are given below.

the power on.

Reset the CPU or switch

Check the RAM area (LED (1) DTR terminal is set according to the communication control Jenavsi setting.

AJ71C21		Cable Connection	Co	mputer	Description
Signal	Pin No.	and Signal Direction	Pin No.	Signal	Description
FG	1	Marie Carlos Company	1	FG	Frame ground
SD(TXD)	2		2	SD(TXD)	Send data
RD(RXD)	3	· · · · · · · · · · · · · · · · · · ·	3	RD(RXD)	Receive data
RS	4	1848A-P) SE 10	4	RS	Request to send
CS(CTS)	5	<b>→</b>	5	CS(CTS)	Clear to send
DSR(DR)	6	and the second second second second second	6	DSR(DR)	Data set ready
SG	7	<b>→</b>	7	SG	Signal ground
DTR(ER)	20		20	DTR(ER)	Data terminal ready

Fig. 4.2 RS-232C Connections (DTR Terminal Setting)

(2) XON/XOFF is set according to the communication control setting.

5 AJ710	21	Cable Connection	Computer		
Signal	Pin No.	and Signal Direction	Pin No.	Signal	
FG	1	-	1	FG	
SD(TXD)	2		2	SD(TXD)	
RD(RXD)	3		3	RD(RXD)	
RS	4		4	RS	
CS(CTS)	5	<del> </del>	5	CS(CTS)	
DSR(DR)	6		6	DSR(DR)	
SG	7	<b>→</b>	7	SG	
DTR(ER)	20		20	DTR(ER)	

Fig. 4.3 RS-232C Connections (XON/XOFF Setting)

4-12

#### 4.6.3 RS-422 connections

Typical examples of the RS-422 connections are given below.

	AJ71C21	ere de la companya d	Cable Connection	Computer		
Signal (reversed)	Signal (normal)	Pin No.	Cable Connection  Cable Connec	Pin No.	Signal	Description
SDA	SDA	Grahuc	Sections date of the sections	ം 2	RDA	Receive data
SDB	SDB	1-0 <b>16</b>		V⊜ <b>1</b> 5	RDB	Receive data
RDA	RDA	2	<u>roo sa noos ee beuelger od v</u>	3	SDA	Send data
RDB	RDB	15		16	SDB	Send data
CSA	CSA. °	4	a foresterior de la constantina della constantin	5	RSA	Request to send
CSB	CSB <sup>3</sup>	17	(man Xelen)	18	RSB .	Request to send
RSA	RSA	. 5	v gearantes parted 3 years	4	CSA	Clear to send
RSB	RSB	18		17	CSB	Clear to send
SGB	SGB	21	nim 8.1 raikeaso ya aw	21		
SGA	SGA	7,8,20	-	7,8,20	SG	Signal ground
FG	FG	1		1	FG	Frame ground

<sup>\*</sup>Be sure to connect the wire leading from pin No. 21 to the signal ground of the connected equipment.

Fig. 4.4 RS-422 Connections



#### 4.7 Inspection and Maintenance

#### 4.7.1 Battery replacement (for the AJ71C21-S1 only)

If a battery voltage is too low, the LED "BAT.ERR" on the AJ71C21 front panel will light.

A power failure, indicated by LED "BAT.ERR" does not present problems for short periods, but, if allowed to continue for prolonged time, data stored in the built-in RAM will be destroyed. To avoid such a situation, it is recommended that the low-voltage battery be replaced as soon as possible to prevent malfunctions.

	Guaranteed value (minimum)
Battery guarantee period	5 years
Backup by battery	29 days
Backup by capacitor	1.3 min



#### 5. BASIC PROGRAM MODE

This section describes the functions performed in the BASIC program mode.

#### 5.1 The BASIC Console


The A3MCPU alone is capable of processing sequence and BASIC programs in parallel.

The AJ71C21 serves as an I/F when the GPP or VT220 is used as a console for BASIC in compliance with the BASIC functions performed by the A3MCPU.

The BASIC console allows the development of the BASIC program, data input in response to the input request, and data output from the A3MCPU with the BASIC instruction.

For details on setting the AJ71C21 hardware, refer to Sections 4.4 and 2.3.


#### (1) A6GPP used as BASIC console



#### 5.2 General-Purpose Port

The AJ71C21 is provided with one RS-232C port and one RS-422 port and can be connected with the RS-232C and RS-422 equipment as a general-purpose port.

For details on the setting the AJ71C21, refer to Section 4.4.



#### 5.3 File I/O (for the AJ71C21-S1 only)


The AJ71C21-S1 built-in RAM can be used as a file memory which allows file operation through the GPP and file access with the BASIC instruction from the A3MCPU.

#### (1) File operation through GPP

(a) Connecting the AJ71C21-S1 and GPP

Set the I/F mode setting switch on the AJ71C21-S1 front panel to the "3" position and set the inner program mode setting switch No. 1 to the ON position (BASIC program mode).

Connect the AJ71C21-S1/RS-422 connector and the GPP using the AC30R4 cable.



#### (b) File operation

The following file operations can be performed from the GPP to the AJ71C21-S1. For details, refer to the Type SW0GHP-MBASC A3M-BASIC Operating Manual.

Directory display


File delete

File copy (GPP ←→ RAM files)

File verify

**Format** 

- (2) File operation by the A3MCPU (BASIC)
  - (a) Switch setting
    Set the I/F mode setting switch on the AJ71C21-S1 front
    panel to the "0","1", or "2" position and set the inner
    program mode setting switch No. 1 to the ON position
    (BASIC program mode).



- (b) File access with the BASIC instruction Files can be accessed from the A3MCPU with the BASIC instruction. For details, refer to the A3M-BASIC Programming Manual.
- (3) Files cannot be accessed from the A3MCPU/GPP to the AJ71C21 that does not contain RAM. If an attempt is made to gain such access, an error is indicated on the A3MCPU/GPP.
- (4) When the I/F mode setting switch is set at "3", X<sub>n</sub>1 (AJ71C21 ready signal) is turned off.

#### 6. SEQUENCE PROGRAM MODE

The functions performed in the sequence program mode are described below.


#### 6.1 Communication with External Equipment in the No Protocol Mode

#### 6.1.1 Basics in no protocol mode

This section describes the basics required when the external equipment (computer, printer, etc.) is to be linked with the PC CPU in the no protocol mode.

(1) What is "no protocol"? The term "no protocol" m

The term "no protocol" means the procedure in which the data written in the no protocol send data area in the AJ71C21 buffer memory from the PC CPU with the TO instruction is output in the identical code to the external equipment or the data arriving from the external equipment is read by the CPU from the no protocol receive data area in the AJ71C21 buffer memory with the FROM instruction.



#### POINT

Since the AJ71C21 does not convert data into ASCII, the PC CPU needs to be able to handle data in ASCII code beforehand when such coded data is needed.

(2) Word/byte specification for no protocol communication data Transmission data can be specified in either word or byte units in the no protocol mode. Send data, as the default value, is preset in word units. This setting, however, can be changed by writing "0" or "1" at 202<sub>H</sub>/212<sub>H</sub> in the buffer memory specificuse area.

(For details on the setting program, refer to Section 6.1.7.)

6



#### 6.1.2 Buffer memory

The term "buffer memory" refers to the AJ71C21 memory area which is used to communicate data between the PC CPU and external equipment, such as a computer.

The AJ71C21 stores data sent from the external equipment via the OS area in the no protocol send buffer memory area.

The receive data is stored in the OS area until it is in the condition that permits its transfer to the no protocol send buffer memory (request-to-read  $X_n$ 3 is turned off). The data up to the end code or equal in amount to the fixed-length data is transferred in either of the following conditions.

- 1) The data overflows the buffer memory area when the no protocol send area is greater than the received data length.
- ② Before the PC CPU finishes reading the data received once, the external equipment sends the next data.
- (1) Applications of buffer memory

  The buffer memory has two areas: the area used by the user and the area used for predetermined purposes.
  - (a) Area for user's free use

    The area for user's free use is classified into the following
    two subareas.
    - 1) No protocol mode data send area

      This area stores data sent from the external equipment
      in the no protocol mode.
    - 2) No protocol mode data receive area

      This area stores data sent to the external equipment
      from the PC CPU.
  - (b) Area for specific purposes

The use of this area is predetermined. In this area, the format for data communication is selected or the assignment of the memory area referred to in Section (a) above is changed.

The default value is written in the specific-purpose area when the power is switched on or when the PC CPU is reset.

The default value can be changed in accordance with the purpose of transmission, intended application, and specifications of the external equipment.



#### (2) Buffer memory assignment

The buffer memory is a 1-address 16-bit configuration. It is not backed up.

The designation and default value of each address in the buffer memory are listed in the table below.

dress		Designation of	f buffer memory address	Default value	
Он			No protocol send data number storage area		
1н ∫ 7Fн	5 70 0000	User's free area	Buffer memory area for no protocol send		
80н	For RS-232C	(256 words)	No protocol send data number storage area	0	
81н { FFн			Buffer memory area for no protocol receive		
100H			Default assignment		
101 <sub>H</sub>		User's free area	Buffer memory area for no protocol send	_	
180н	For RS-422	(256 words)	No protocol send data number storage area	0	
181 <sub>H</sub>			Buffer memory area for no protocol receive		
200н	For both RS-232C	Error LED display a	rea	0	······Section 6.1.
201н	and RS-422	Error LED off area		0	······Section 6.1.
202н		No protocol word/by	yte specification area	0 (word)	·····Section 6.1
203н		No protocol send be	uffer memory head address specification area	0	Section 6.1
204н		No protocol send be	uffer memory length specification area	80н	Jection 6.1
205н	For RS-232C	No protocol receive	buffer memory head address specification area	80 <sub>H</sub>	Section 6.1
206н		No protocol receive	buffer memory length specification area	80н	J Socion C.
207н		No protocol receive	end data number specification area	127 (word)	·····Section 6.1
208н		No protocol receive	end code specification area	0D0Aн (CR, LF)	·····Section 6.1.
209н 211н		System area (not us	sed)		
212н		No protocol word/by	yte specification area	0 (word)	······Section 6.1
213н		No protocol send be	uffer memory head address specification area	100н	Section 6.1
214н		No protocol send be	uffer memory length specification area	80н	J Section 6.1
215н	For RS-422	No protocol receive	buffer memory head address specification area	180н	Section 6.1
216н		No protocol receive buffer memory length specification area		80н	J Geetien en
217н		No protocol receive	end data number specification area	127 (word)	·····Section 6.1
218н		No protocol receive	end code specification area	0D0Aн (CR, LF)	·····Section 6.1
219н  21Fн	igha in the a	System area (not us	िक् पुरुष पुरुष । प्राप्त के कि	: 	
220H 5EFH		User's free area		0	

Table 6.1 Buffer Memory List

#### **IMPORTANT**

Do not write data in the buffer memory at addresses 209 $_{\rm H}$  through 211 $_{\rm H}$  and 219 $_{\rm H}$  through since these addresses are for use by the system.

If data is written at such addresses, the AJ71C21 will not properly function.




#### 6.1.3 Program creation precautions

Take the following precautions when writing data in the buffer memory specific-use area with the sequence program.

- Data write in the specific-purpose area is valid only when the TO instruction of the sequence program is used.
   No write can be made from the computer.
- (2) The buffer memory is not backed up by the battery.
  All data rewritten is changed back to default values when the power is switched on or when the CPU is reset.
  It is necessary to write the set or changed data each time the power is switched on or the CPU is reset.
- (3) Do not use buffer memory addresses 209<sub>H</sub> through 211<sub>H</sub> and 219<sub>H</sub> through 21F<sub>H</sub> which constitute the system area. Do not write data at those addresses or the AJ71C21 will not properly function.
- (4) Changing the set data of each data item is allowed only when the AJ71C21 ready signal (X₁1) rises as indicated below after the power is switched on or after the CPU is reset. If an attempt is made to change the data during communication between the external equipment and the AJ71C21, the AJ71C21 will not function properly.

Example: Setting is "RS-232C byte specification."



#### 6.1.4 Handshake I/O signals

The handshake I/O signals include the signal which sends the data arriving from the PC CPU to the external equipment at the time of data communication in the no protocol mode or the signal by which the PC CPU is capable of reading the data arriving from the external equipment. Those signals are indispensable in the no protocol mode.


The handshake I/O signals are detailed below.

	Signal	Timing
Evternal	$Y_{(n+1)}$ 2, 7 (send request) $X_n$ 2, 7 (send end)	Turned off with the program  Turned on with the program  Turned on with the AJ71C21
External equipment PC CPU	Xn 3, 8 (receive data read request) Y (n+1) 3, 8 (receive data read end)	Turned on with the AJ71C21 Turned off with the program  Turned on with the program




#### 6.1.5 Error LED display status read

(1) Error LED display area
The error LED ON/OFF status is stored at address 2004 in the buffer memory as follows.



(2) Example of error LED display area read program
The following is an example of the program with which the
error LED ON/OFF status stored at buffer memory address 200<sup>H</sup>
is read in response to the FROM instruction of the sequence
program.

Example of the error LED display area read program (I/O addresses 80 through 9F in the AJ71C21)






#### 6.1.6 Error LED off


The error LED will remain lit even after normal status has been restored once it is lit.

A lit error LED can be turned off by writing "1" into the bit corresponding to the off request area at buffer memory address 201<sub>n</sub>.

(1) Error LED off request area



(2) Example of error LED off request program
Example of sequence program (OFF request is made of 2-C/N
(LED No.24) and 4-P/S (LED No.28))




#### **POINT**

- (1) Off request is valid only when write is executed.
- (2) Making an off request clears the data stored at error LED display area 200<sub>H</sub>. However, the data stored at 201<sub>H</sub> will remain intact.
- (3) The error LED lights again when the error definition still remains at the time of off request.

#### 6.1.7 Word/byte specification

This section describes the method for and an example of specifying the setting of communication data in either word or byte units.



(2) Example of error UED off request program
Example of sequence program (OFF request is made of 2 ON
(UED No.24) and 4-F/S (UED No.23))



POINT

(1) Off request is valid only when write is exempted.


(2) Maiding an off request closes the data stated at union 1.5D display area 400d. however, the data stated at 20% will remain intact.

(3) The error LEO lights again when the error debalton at the different of the crosses.




#### 6.1.8 Send buffer memory area setting

This section describes the method for and an example of specifying the AJ71C21 buffer memory area setting for storing the data to be sent from the PC CPU to the external equipment.



#### 6.1.9 Receive buffer memory area setting

This section describes the method for and an example of specifying the AJ71C21 buffer memory area setting for storing the data to be sent from the external equipment to the PC CPU.



#### **POINT**

H205

- (1) Do not specify buffer memory addresses 200<sup> H</sup> through 21F<sup> H</sup> since these addresses constitute the specific-purpose area.
- (2) Use care so that the specified range does not overlap the no protocol receive buffer memory area.
- (3) When data outside the range (other than 00 through 5EF) is specified, the data in the AJ71C21 is processed as default values.

Write H400 at buffer memory address 205H.

## Specification Example


To specify  $400_{\text{H}}$  for head address and  $120_{\text{H}}$  for memory length (the AJ71C21 I/O address: 80 to 9F; I/F used: RS-232C)

K1

#### (Sequence program)

TOP

5EF




H400

6

#### 6.1.10 Receive end data number (fixed length) setting

This section describes the method for setting the receive based on fixed length and the receive data number and gives an example of the sequence program.




# (2) The choice between the word and the byte units depends on the specification described in Section 6.1.7.

comes the receive end data number.

#### Specification Example

To set the receive data number to 15 words for receiving based on the fixed length (AJ71C21 I/O address: 80 to 9F; I/F used: RS-232C)

#### (Sequence program)



Write "15" at buffer memory address  $207_{\text{H}}$ . Write HFFFF at buffer memory address  $208_{\text{H}}$  to specify the fixed length.


# 6. SEQUENCE PROGRAM MODE



#### 6.1.11 Receive end code setting

This section describes the specification method for setting and changing the end code and gives an example of the sequence program.

philoge interest heart, meterous sind been subject that h



To set the receive data number to 15 words for receiving based on the fixed targety (AUT1021 I/O address: 80 to 9F; I/F used: RS-2320)

(Sequence program)

6" et buffer memory eddress 2074.		
TFF at buffer memory address 205s.	H ethil/	100 [ 90   9200   MEFF   KG
by fixed length	i yîlooga i.	Survey Commence of the commenc



#### 6.1.12 Send in no protocol mode (AJ71C21→computer)


The "send" occurs when, in response to the send request signal  $(Y_{(n+1)}2/Y_{(n+1)}7)$  from the PC CPU, the AJ71C21 outputs data to the external equipment that is written in accordance with the TO instruction from the PC CPU to the no protocol send buffer memory area (hereafter referred to as the send area).

(1) Send area

Write the send data number and the send data in the send area as shown below.

The send area is assigned 0<sub>H</sub> to 7F<sub>H</sub> (for the RS-232C) or 100<sub>H</sub> to 17F<sub>H</sub> (for the RS-422) as default values.

The send area can be changed according to the specific data send purpose and the external equipment specifications (for details on the changing method, refer to Section 6.1.8).




(2) Send procedure

កាសាខ្លួនថេ ទេ១សម្រង់

A PRIME WAR


The procedure for outputting the data stored in the send area to the external equipment is described below.




- (1) When the send data number is greater than the send area or when the send data is "0", a no protocol send data number error occurs. As a result, the "1" that represents send error information is written into an upper bit (b14/b15) in the specific-use area 200<sub>H</sub> (error LED display area) (for details, refer to Section 6.1.5).
- (2) The send data number stored at the head address cannot be sent as data.



#### (3) Example of send program









#### 6.1.13 Receive in no protocol mode (external equipment → AJ71C21)

The "receive" occurs when the data received from the external equipment is stored in the buffer memory area for no protocol receive (hereafter referred to as the receive area) and the PC CPU reads it with the FROM instruction.

#### (1) Receive area


The receive area stores the receive data number and receive data.

The receive area is assigned  $80_{\text{H}}$  to FF<sub>H</sub> (for the RS-232C) or  $180_{\text{H}}$  to 1FF<sub>H</sub> (for the RS-422) as default values.

The receive area can be changed according to the specific data transmission purpose and the external equipment specifications (for details on the changing method, refer to Section 6.1.9).

For example, when the data received at one time exceeds the receive area (127 words as default), it can be divided so as to be appropriate for proper receiving.

It is recommended that the setting be made so that (receive area)>(receive data number) (for an example of the receive program, refer to remarks below).



- The number of data received upon the receive end code or upon completion of fixed-length data receiving is received.
- The data is successively stored starting at the smallest address until the receive end code is received or until the fixed-length data number has been received, whichever comes first
- The amount of data received upon the receive end code or upon completion of fixed-length data receiving is received.
- The data is successively received starting at the smallest address until the receive end code is received or until the fixed-length data number has been received.

#### (2) Receiving method

To finish receiving data, two methods are available: receiving the end code and receiving the preset data number (fixed length).


- (a) Receiving end code
  - One round of data receiving is completed when the AJ71C21 receives the data specified in the end code. The preset default is CR, LF (0D0A<sub>H</sub>). However, it can be changed over the range 0000<sub>H</sub> to 00FF<sub>H</sub> (for details on the changing method, refer to Section 6.1.11).
- (b) Receiving fixed length data

One round of data receiving is completed when the AJ71C21 receives the preset data number.


In fixed-length data receiving, all data ranging from  $00_{\text{H}}$  to FF<sub>H</sub> can be received since there is no need of setting specific codes, such as end code (for details on the setting method, refer to Section 6.1.10).



#### (3) Receiving procedure




#### (4) Example of receive program



Example 2: In byte units and with fixed length (buffer memory assignment with default values)

To receive "AJ71C21" from the external equipment and store it in the PC CPU at D0 through D4 (AJ71C21 I/O address: 80 to 9F; I/F used: RS-232C)



#### **POINT**

- Even when the transmission data is specified in byte units, the FROM instruction from the PC CPU is denoted in word units. Therefore, it is necessary to change the receive data number to the buffer memory point number (in word units).
  - In the example above, 7 bytes is  $7 \div 2 = 3.5$  or 4 words.
- When an odd byte is received, the upper 8 bits read with the FROM instruction becomes 00<sub>H</sub>.



#### REMARKS

Processing of receive data length > no protocol receive buffer memory length

#### (1) Receiving with end code


When there is too much data to be stored in the receive area received by the AJ71C21, the receive data read request signal Xn3 is turned on.

When the PC CPU turns on the receive data read complete signal  $Y_{\text{cont}}$ 3, reading the remaining data becomes possible.

This procedure repeats itself until the end code is received.

Set the receive area so that the receive data length < no protocol receive buffer memory length.

Example: To receive the 150-word data when the receive area has  $80_{H}$  through FF<sub>H</sub> addresses (default values for the RC-232C of the I/F in use).






(2) Receive with fixed length

With the receive end data number set so that it exceeds the receive area, the no protocol receive buffer area length (default, 127 words) is processed as the receive end data number.

Set the receive area so that receive data length is smaller than no protocol buffer memory length.

Example: To receive 150-word data when the receive area has 80<sub>H</sub> through FF<sub>H</sub> addresses (default values for the RS-232C of the I/F in use).





(5) Receive buffer memory clear

If an error is caused by malfunctioning external equipment or other factors while data is being received from such equipment in the no protocol mode, the data already received may contain errors. For error recovery, the AJ71C21 can be initialized by clearing all received data.

(a) Error detection


The following methods are available for detecting errors that can occur during receiving.

- 1) Error LED display area read For error detection purposes, the PC CPU reads the error LED ON/OFF status which is stored as transmission control information at address 200<sub>H</sub> in the buffer memory.
- 2) PC input signal
  The ready signal and other signals from the external
  equipment are connected to the PC CPU so that any
  error is detected by checking the signal ON/OFF status.
- (b) Receive data clear
  - Data clear range
     The AJ71C21 clears all data already received and the no protocol receive memory area is initialized.
  - 2) Receive data clearing method

    The receive data can be cleared by turning on Y<sub>(n+1)</sub>4/

    Y<sub>(n+1)</sub>9 with the sequence program.

    Upon completion of receive data clear, the AJ71C21 turns on X<sub>n</sub>4/X<sub>n</sub>9.






#### 6.2 Data Read/Write (Only for the AJ71C21-S1)

#### 6.2.1 Data read/write

The AJ71C21-S1 incorporates a 320K byte RAM which can hold a great deal of data. The PC CPU can write data to read data from this memory space which is used as an external auxiliary register for the PC CPU.

When connected to the GPP, the RAM permits the memory contents to be stored on a floppy disk.

Access (write/read) from the PC CPU to the AJ71C21-S1 RAM memory is gained in 4K byte units via the buffer memory by switching the bank (RAM number specification).




The memory is delimited in 4K byte units and each delimited memory is called RAM. The RAMs are numbered 0 to 79.

The memory is accessed in 4K byte units and no access is gained when any RAM number is skipped.


The data stored in the buffer memory is written at the same address as that in the RAM with the specified number. The data stored in the memory is read at the same address in the buffer memory by specifying the RAM number and the head address.

The buffer memory option area is used to specify the verify ON/OFF between the buffer memory and the RAM at the time of RAM write.



In the event of the occurrence of a verify error, store error No. 5 at 5FC<sub>H</sub> in the buffer memory area. After removing the cause of the error, clear the error number and rewrite.

For the AJ71C21 hardware setting, set the I/F mode setting switch on the front panel to the "0" position and set the inner program mode setting switch No. 1 to the OFF position (sequence program mode).



#### 6.2.2 I/O handshake signals

The term "I/O handshake signals" refers, among other things, to the signal which is used to output data from the PC CPU to the memory or by which the PC CPU becomes capable of reading the data arriving from the memory. This signal is indispensable when the PC CPU is used to write data to and read data from the RAM memory space.

The I/O signals for handshake are detailed below.

		Signal	Timing
PC CPU	Y (n+1) C	(request to write)	Turned off in program
1			Turned on in program
RAM	X n C	(write complete)	Turned on by the AJ71C21
RAM	X <sub>n</sub> D	(request to read)	
ţ			Turned off by the AJ71C21 Turned off in program
PC CPU	Y (n+1) D	(read complete)	Turned on in program


#### 6.2.3 RAM write

This section describes the procedure for writing data from the PC CPU to the AJ71C21-S1 built-in RAM.

(1) The RAM number, transfer head address, transfer word number, data required to set data verify ON/OFF during write, and other data is read from the user's program for storage in the specified buffer memory.

Buffer Memory Address	Set Data	Data Set
5FB <sub>H</sub>	Verify ON/OFF	0: verify OFF; 1: verify ON
5FD <sub>H</sub>	RAM number	0 to 79
5FE <sub>H</sub>	Write head address	600₁ to DFF <sub>H</sub>
5FF <sub>н</sub>	Write word number	1 to 2048 words

(2) Write procedure





#### POINT

The RAM can be checked for abnormality and the RAM memory can be initialized by checking the RAM. For details on the RAM check, refer to Section 4.5.2.



(3) Example of write program
The "AJ71C21" ASCII data is written at addresses starting at 700% in the memory RAM No.10. In the event of an error, the error number is read at D20 (AJ71C21 I/O addresses; 80 to 9F).








#### 6.2.4 RAM read

This section describes the case when the data stored in the AJ71C21-S1 built-in RAM is read to the PC CPU.

#### (1) Memory data

Buffer Memory Address	Item	Data  0 to 79  600н to DFFн  1 to 2048 words		
5FD <sub>H</sub>	RAM number			
5 <b>FE</b> ⊬	Stored data head address			
5FF <sub>H</sub>	Read word number			
600н				
to	Stored data area			
DFF∺				

#### (2) Read procedure




The RAM read request signal  $Y_{m+1}D$  is turned on and off by the sequence program.



### (3) Example of read program

The "AJ71C21" ASCII data is written at addresses starting at 700+ in the memory RAM No.10. In the event of error occurrence, the error number is read at D20 (AJ71C21 I/O addresses: 80 to 9F).

	Sequence program  data memory				J71C21-S1 er memory		RAM 20		1 20
	D0	0014н		5FD <sub>H</sub>	0014н				
$\qquad \qquad $	D1	0800н		5 <b>FE</b> ⊬	0800⊬				
	D2	0004н		5FF <sub>H</sub>	0004н				
									}
	D10	(J) (A) 4Aн, 41н		800н	(J) (A) 4A <sub>H</sub> , 41 <sub>H</sub>		800	(J) 4A <sub>H</sub> ,	(A) 41 <sub>H</sub>
	D11	(1) (7) 31н, 37н	4:	801 <sub>H</sub>	(1) (7) 31 <sub>H</sub> , 37 <sub>H</sub>	(3)	801⊩	(1) 31н,	(7) 37н
	D12	(2) (C) 32н, 43н		802н	(2) (C) 32н, 43н		802⊬	(2) 32н,	(С) 43н
	D13	() (1) 20н, 31н		803⊦	( <u></u> ) (1) 20н, 31н		803н	() 20н,	(1) 31н



RAM nomber 20

1 Stored data head address: 800H

Read data number: 4 words


- 2: RAM number, data storage address, and read data number are written in the buffer memory.
- 3 RAM read request signal "Y9D" is set.
- 4. The 4-word data is read at 800н upon completion of RAM read and written at any address after D10.

RAM read request signal "Y9D" is reset upon completion of FROM processing.

#### 6.2.5 RAM error read and clear

If an error occurs while data is being written to or read from the RAM, the X<sub>n</sub>E (RAM error) signal is turned on and the error number is stored in the buffer memory (at 5FC<sub>H</sub>).


"0" is written with the  $\boxed{\text{TO}}$  instruction. Writing "0" turns off X<sub>n</sub>E. Next, the error definition is read. An example of the error clear program is given below (AJ71C21 I/O addresses: 0 to 1F).



#### 6.2.6 Memory data backup

The AJ71C21-S1 memory remains backed-up during power failure. It can also be stored on a floppy disk when the GPP is connected.

(1) Connection between AJ71C21-S1 and GPP Set the I/F mode setting switch on the AJ71C21-S1 front panel to the "3" position. Set the inner program mode setting switch to the OFF (sequence program mode) position. Connect the AJ71C21-S1 with the GPP using the AC30R4 cable.





(2) The following operations are performed via the GPP. For details on operation, refer to the A3M-BASIC Type SW0GHP-MBASC Operating Manual.

Read: The data stored on a floppy disk is read to the AJ71C21-S1.

Write: The AJ71C21-S1 memory data is written on the floppy disk.

Verify: The data stored on the floppy disk is checked against the memory data in the AJ71C21-S1.

- (3) This operation does not apply to the AJ71C21 (without a built-in memory). If an attempt is made to perform the operation, an error indication appears on the GPP.
- (4) In the backup mode (with the I/F mode setting switch set at "3"), the  $X_01$  (AJ71C21 ready signal) remains off.

#### POINT

Do not write data from the CPU to the AJ71C21-S1 RAM being accessed in the backup mode. If this precaution is not taken, the data in the RAM will be rewritten. Use care not to switch the power off during data access. Follow the suggestions given below to prevent write in the RAM.

- (1) Set the CPU to STOP.
- (2) Effect interlocking so that the RAM write is done only when the AJ71C21-S1 ready signal (X<sub>1</sub>1) is given.




#### 7. TROUBLESHOOTING

This section describes basic troubleshooting procedures for the AJ71C21.


For details on CPU troubleshooting and basics, refer to the CPU User's Manual and the A3M-MBASIC Type SW0GHP-MBASC Operating or Programming Manual, respectively.

## 7.1 Troubleshooting in BASIC Program Mode

## 7.1.1 Troubleshooting flowchart



## 7.1.2 CRT display faulty







## 7.2 Troubleshooting in Sequence Program Mode

#### 7.2.1 Troubleshooting during communication with external equipment in no protocol mode


## (1) Troubleshooting for flowchart




(2) Troubleshooting for flowchart when the "RUN" LED is off



(3) Troubleshooting for flowchart when communication is disabled




(4) Troubleshooting flowchart for when communication is erratic





(5) Troubleshooting for flowchart when undecoded data is received

The following is a flowchart used when the AJ71C21 receives undecoded data which is not found in the control code received from the computer.





#### 7.2.2 RAM write/read error

When an error occurs while data is being written to or read from the RAM, the error number is stored at 5FC+ in the buffer memory. In that event, read the error number, isolate the cause of the problem, and take corrective action.

For details on the method for reading the error number and clearing the error, refer to Section 6.2.5.

Error Number	Error Definition	Description			
1	RAM number error	A number other than 0 to 79 has been set. The AJ71C21 has been accessed.			
2	Transfer head address error	A head address has been set to other than 600% to DFF%.			
3	Transfer word number error	A number other than 1 to 2048 has been set.			
4	Transfer area error	The head address + transfer word number -1 exceeds DFF <sub>H</sub> .			
5	Verify error	Unmatched data is found upon verify.			
6	RAM access error	The RAM cannot be accessed during data write or read.			

Table 7.1 List of RAM Errors



## **APPENDICES**

# APPENDIX 1 Comparison in Function between the AJ71C21 and the AJ71C24-S3 (Computer Link Module)

Module		AJ71C21		AJ71C21-S1			
Function		BASIC program mode	Sequence program mode	BASIC program mode	Sequence program mode	-S3	
BASIC	BASIC	0	×	0	×	×	
Com- muni- cation	Computer link with dedicated protocol	×	×	×	×	0	
	No protocol computer link	×	0	×	0	0	
Memory	Data read from and write to memory	×	×	×	0	×	





## **APPENDIX 2 ASCII Code Table**

Character codes used for the computer link are listed below (7-bit codes).

	MSD	0	1	2	3	4	5	6	7
LSD		000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	P	,	p
1	0001	SOH	DC1	!	1	Α	Q	а	q
2	0010	STX	DC2	!!	2	В	R	b	r
3	0011	ETX	DC3	#	3	С	S	С	s
4	0100	EOT	DC4	\$	4	D	T	d	t
5	0101	ENQ	NAK	%	5	E	U	е	u
6	0110	ACK	SYN	&	6	F	٧	f	V
7	0111	BEL	ETB	/	7	G	W	g	w
8	1000	BS	CAN	(	8	Н	Х	h	×
9	1001	нт	EM	)	9	ı	Υ	i	У
A	1010	LF	SUB	*	:	J	Z	j	z
В	1011	VT	ESC	+	;	К	[	k	{
С	1100	FF	FS	,	<	L	\	1	1
D	1101	CR	GS	_	=	М	]	m	}
E	1110	so	RS		>	N	<b>†</b>	n	~
F	1111	SI	VS	/	?	0	<b>←</b>	0	DEL



## **APPENDIX 3 Display Control Code List**


When the VT-220 is set for the AJ71C21(S1) RS-232C/RS-422 terminal setting, the following display control code is obtained.

Function	Description	Code Used (ASCII)	BASIC Instruction	
Function	Description	With VT-220		
Line feed	Carriage return	CR, LF code(0DH,0AH)	_	
Screen clear	Total screen clear	ESC+[(5B <sub>H</sub> )+2(32 <sub>H</sub> )+J(4A <sub>H</sub> )	CLS	
XON operation	Specification of transfer enable from external equipment	DC1 code(11H)	_	
XOFF operation	Specification of transfer disable from external equipment	DC3 code(13 <sub>H</sub> )	_	
Escape operation	Escape sequence introducer	ESC code(1B <sub>H</sub> )	_	
	Cursor backward	BS code(08H)	_	
	Cursor up	ESC+[(5B <sub>H</sub> )+1(31 <sub>H</sub> )+A(41 <sub>H</sub> )		
Cursor control	Cursor down	ESC+[(5B <sub>H</sub> )+1(31 <sub>H</sub> )+B(42 <sub>H</sub> )	_	
	Cursor right	ESC+[(5B <sub>H</sub> )+1(31 <sub>H</sub> )+D(43 <sub>H</sub> )	_	
	Cursor left	ESC+[(5B <sub>H</sub> )+1(31 <sub>H</sub> )+D(44 <sub>H</sub> )	_	
Cursor addressing	Specification of cursor position at absolute	ESC +[(5B <sub>H</sub> ) +Line position specification+;(3B <sub>H</sub> ) +Column position specification+H(48 <sub>H</sub> )	LOCATE	
Audible alarm	Bell rings	BEL code (07 <sub>H</sub> )	_	

**Display Control Code List** 



## **APPENDIX 4 Dimensions**



#### **IMPORTANT**

The components on the printed circuit boards will be damaged by static electricity, so avoid handling them directly. If it is necessary to handle them take the following precautions.

- (1) Ground human body and work bench.
- (2) Do not touch the conductive areas of the printed circuit board and its electrical parts with any non-grounded tools etc.

Under no circumstances will Mitsubishi Electric be liable or responsible for any consequential damage that may arise as a result of the installation or use of this equipment.

All examples and diagrams shown in this manual are intended only as an aid to understanding the text, not to guarantee operation. Mitsubishi Electric will accept no responsibility for actual use of the product based on these illustrative examples.

Owing to the very great variety in possible applications of this equipment, you must satisfy yourself as to its suitability for your specific application.



HEAD OFFICE: MITSUBISHI DENKI BLDG MARUNOUCHI TOKYO 100 TELEX: J24532 CABLE MELCO TOKYO NAGOYA WORKS: 1-14 , YADA-MINAMI 5 , HIGASHI-KU , NAGOYA , JAPAN

These products or technologies are subject to Japanese and/or COCOM strategic restrictions and diversion contrary thereto is prohibited.

IB (NA) 66198-A (8907) MEE

Printed in Japan

Specifications subject to change without notice.